Abstract-A wide-band (10~18GHz) low noise amplifier(LNA) is presented . With transformer feedback in the traditional cascode amplifier, good input matching is achieved from 10 GHz to 18 GHz. The noise figure is below 3.5dB over 10-18GHz. There is no input-matching elements in the input gate of the cascode amplifier, so that the LNA can achieve lower NF. The LNA is designed based on CMOS TSMC 0.18μm mixed signal/RF process. With 1.8V supply voltage and three stage amplifiers to achieve wider gain bandwidth, the LNA can achieve inputmatching of -12dB over the bandwidth; minimum NF 2.4dB; gain(S21) of 17dB and 1dB gain compression(P1dB) at -22.6dB. The power consumption is 37.6mW(exclude buffer)
INTRODUCTION
Wide-band communication system (like UWB for 3.1 to 10GHz; 57 to 64GHz millimeter wave system) have received much attention due to high data rate and high speed communication. In such a wideband system, LNA is in the first stage after antenna in the front-end receiver block. To interface with the antenna and the preselect filter, LNA requires input match to 50 Ө over the bandwidth. Meanwhile LNA must provide high gain and the most important, low noise.
Several typologies have been proposed for wideband input matching. (a)distributed amplifier [1] :distributed amplifier (DA) can achieve much wider input matching by several stages of amplifier. However, DA has gain problem due to long transmission line loss and consume more power and area. It is unsuitable for modern wideband system. (b) negative feedback amplifier [2] : negative feedback amplifier can achieve wideband matching due to parasitic capacitance. This configuration doesn't provide very high gain and may has stable problem. (c) common gate configuration: common gate configuration [3] has good linearity and wideband input matching. Due to the simplicity of common gate inputmatching mechanism, it has low noise but smaller gain than common source amplifier. (d) filter configuration [4] : With inductors and capacitances in the input of degenerated common source amplifier, it forms a Chebyshev filter structure in the input. The input matching bandwidth is dependent on the order of Chebyshev filter. Therefore it can achieve wider input matching but the noise figure is degraded by the imperfect effect of inductors and capacitances. In this paper, a LNA designed in CMOS TSMC 0.18μm mixed signal/RF process is proposed. The LNA has no input tuning circuits for lower noise. Input matching is achieved due to parasitic capacitance(Cgd,Cgs) and transformer feedback. The design consideration is analyzed, followed by the post-simulation results and the conclusion.
II. CIRCUIT ANALYSIS
The architecture of proposed LNA is shown in Fig. 1 .We cascade two stages (stage2 and stage3) to amplify signal, because 0.18μm mixed signal/RF process has poor gain above 10 GHz. The buffer achieves output matching to 50Ө for measurement. For input matching analysis, Z A in Fig 2 can be approximated as a resistor R A at high frequency. Looking into common gate transistor M2, the impedance Z L is [3] ( ) ( )
where Ro is the output resistor of M2
The impedance Z L is very close to 50 Ө ʳ over the bandwidth due to the common gate typology of transistor M2. We can assume Z L is 50Өʳfor simplified calculated.
A transformer model [5] is shown in Fig.3 where L1=0.5nH, L2=1nH, k=0.6, n=2 in proposed LNA. 
Zd is an inductor and simplified input matching mechanism is shown in Fig.5 
Fig. 5. Simplified input matching mechanism
To calculated input impedance for high frequency, C gs1 C gd1 must be taken into account [6] and the S11 smith chart is shown in Fig .6 . Fig. 6 . S11 of proposed LNA Due to the transformer feedback and the parasitic capacitance, the real part of S11 in Fig.6 is close to 50 Ө over 10~18GHz. Meanwhile the circuit has low NF because only the parasitic capacitance in the gate of M1.
III. POST-SIMULATION RESULTS AND LAYOUT PHOTOGRAPH
This section presents the post-simulation results of proposed LNA operating over 10-18GHz under typicaltypical corner with a supply voltage of 1.8V. This work is designed and simulated using TSMC 0.18m mixed signal/RF CMOS 1P6M technology. The transformer and inductors in the circuit is verified by EM-Simulate(ADS momentum.) Fig.7 Post-simulated S11 versus frequency The S-parameter is shown in Fig. 7, Fig. 8 , and Fig. 9 where S11 in Fig.7 < -15dB over 11~17GHz. The gain (S21) in Fig.8 is 17dB from 10 to 18GHz with variation less than 1dB. S22 in Fig.9 is less than -10dB over 10~18GHz. The transistor's size and the transformer must be fine tuned to provide a good input impedance matching and low noise. The simulated noise figure is shown in Fig. 10. In Fig. 10 ,it has been shown that the minimum NF is 2.5dB at 10GHz, and increase to 3.4dB at 18GHz. The P1dB in Fig.11 is -22.6dBm for 15GHz. The total power consumption is 37.6mW.
The layout of the LNA is shown in Fig. 12 . The chip area is 1mm by 0.8mm. In this paper, a novel wide bandwidth LNA is proposed based on CMOS TSMC 0.18μm mixed signal/RF process. We only need parasitic capacitance and transformer feedback to achieve input matching over 10~18GHz. And due to the simplicity of the wideband input matching mechanism, very low noise can be achieved from 10~18GHz.
